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ABSTRACT

COBALT SXLXCZDE CHABACTERXZATXON
By
Donovan Alldredge
Dr. Rama Venkat, Examination Committee Chair
Professor of Electrical Engineering
University of Nevada, Las Vegas

Decreasing feature sizes of advanced ULSI
scale integrated)

(Ultra large-

devices are driven by a desire for improve

device performance and an increase in the number of devices
on a single wafer. Small feature sizes cause increased
resistance, which leads to degraded device performances.
Silicides can reduce sheet resistance on poly-silicon lines
and shallow junctions. The mostly widely accepted silicide
process. Titanium Silicide

(TiSig), was adopted because of

its low resistivity. Major limitations of TiSiz include an
inability to form on narrow poly-lines and gate shorting.
Cobalt silicide is an alternative to TiSiz due to its
scalability (down to 0.065 jxm^) while providing acceptable
sheet resistance, better heat cycle immunity,

and good

junction leakage characteristics.
Key factors to be considered for a silicide process
are: junction leakage currents,

film uniformity,

111
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junction

XV

spiking, void formation,
stability,

sheet resistivity,

thermal

and agglomeration. There are four process

variables in this study: the first rapid thermal anneal(RTA)
temperature and ramp rate,

the Co and TiN removal time, and

the second RTA temperature. A 2“*^ degree fractional
factorial was applied as a DOE to the four process factors.
Output responses include low voltage
parameters such as sheet resistances,
characteristics, breakdown voltages,

(LV) transistor
leakage current
effective gate lengths,

and contact r esistances.
Data collected shows that there is a good process
window for a TiN capped CoSiz module. Only the 1^^ and 2"*^
RTA temperatures had an effect on the transistor parameters.
Leakage currents and threshold voltages were degraded for
RTA2 temperatures of 9 0 0 “C. Saturated drain currents,
however, were improved b y processing at 9 0 0 “C for the 2"*^
RTA. Temperatures of 420*C for the 1°^ RTA are detrimental
to sheet and contact resistances and device performance. The
processing combination of 480“C and 7 0 0 “C for both RTA's
resulted in reduced diode breakdown voltages and increased
in diode l e a k a g e .
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CHAPTER 1

INTRODUCTION

Why Implement a Silicide?
The development of advanced ULSI
integrated)

(Ultra large scale

devices has resulted in the drastic decrease of

feature sizes. The move toward smaller feature sizes is
being driven by a desire to improve device performance and
to increase the number of devices that can be processed on a
single wafer. One drawback to decreasing feature sizes is
that it requires shallow junctions to counter lateral
diffusion and to improve breakdown and leakage
characteristics.

Scaling,

the reduction of feature sizes,

results in narrow poly-silicon lines, which leads to high
resistance and degraded device performance.
One solution to prevent device degradation is to
implement a silicide process, which reduces the sheet
resistance on poly lines and contact/series resistance on
shallow junctions. A silicide is a metal-like compound of
silicon and a refractory metal.

Some common silicides are

formed from Molybdenum(Mo) , Tantalum (Ta), Tungsten(W),
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T i t a n i u m (Ti) , and Cobalt(Co) . Silicides allow for highly
uniform contacts w ith very low sheet resistance. Silicides
can be incorporated into an integrated circuit
"Silicide" process,

(IC) using a

or self-aligned silicide process.

self-aligned silicide process,

In a

the silicide is grown

directly on poly-silicon areas and does not require a
photolithography m a s k step, hence the term self-aligned.

Why Cobalt Silicide?
Titanium silicide

(TiSiz)

is one of the mostly widely

accepted silicides^. Titanium silicide was adopted because
of its ability to be easily processed in a manufacturing
setting and because of its low resistivity. As feature sizes
continued to decrease, however,

a major limitation to TiSiz

was discovered. Ti is not scalable on narrow poly lines, due
to difficulty in completing the phase transformation. An
incomplete transformation results in highly resistive lines.
Higher temperature processing could be used to transform
TiSiz on narrow lines, but TiSiz suffers from agglomeration
at these temperatures. Additionally, TiSiz has the
possibility of lateral overgrowth,

leaving only a small

process window^.
Cobalt silicide

(CoSiz)

is an alternative to TiSiz.

CoSiz is scalable for small features

(down to 0.065 (im^) and

provides acceptable sheet resistance for device performance.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

improved heat cycle immunity, and good junction leakage
current characteristics^. CoSiz is also formed at lower
temperatures, which allows full transformation to low
resistivity silicide before agglomeration and high
temperature degradation of the film occurs^^.

Problems with Cobalt Silicide
A silicide process can be evaluated by several
characteristics of the silicide film: junction leakage
currents, uniformity of the film, resistivity of the film,
thermal stability, and ambient effects^'‘‘’^'^°'^^'^^'^^.
Controlling junction leakage currents is critical for a high
performance,

saleable device. Therefore, uniformity of the

film is also important due to the impact it can have on
junction leakage currents. Additionally, cobalt spikes in
the junction and void formation also critically affect
leakage current characteristics and need to be minimized.
The resistivity of the silicide is very important to device
perfoirmance, especially for the speed of the device. Thermal
stability of the film and agglomeration effects have an
influence on the manufacturing aspects of silicide
formation.
This study will focus on determining the process window
available for a cobalt silicide module. The issues with
processing cobalt silicide and the affects on key silicide
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process parameters have been well documented in the current
literature, and these issues have been identified in
industry as well. Chapter II focuses on the key issues
related to cobalt silicide formation as found in current
literature.

In the literature survey section current

processing techniques and problems with junction leakage
currents,

film uniformity,

agglomeration,

resistance,

and

thermal stability are covered. The effects of the ambient
processing environment are also reviewed.

In chapter III,

experimental design, process experiments, and test
structures for the cobalt silicide processing are presented.
The key process variables as well as the parametric test
methods used to obtain the output response data are also
presented in this chapter. The results and analysis of
pertinent output responses,

including breakdown voltages,

threshold voltages, and sheet resistance are presented in
chapter IV. In chapter V, conclusions of our present study
regarding the processing window for cobalt silicide are
presented along with recommendations for future studies.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

CHAPTER 2

LITERATURE REVIEW
There are several methods available for the formation
of cobalt silicide,

and each of these techniques has an

affect on one or more of the key cobalt silicide
characteristics. Various processing techniques are
introduced and reviewed. An overview of the effects,
advantages, and disadvantages of each of these methods based
on junction leakage currents,

film uniformity,

agglomeration, and thermal stability are reviewed.

Processing Techniques
The fabrication steps for a common cobalt silicide
process are illustrated in Figure 1. Once the source and
drain regions, poly-silicon gates, and sidewall spacers have
been formed, the wafer is processed through a diluted HF dip
to remove the native oxide. Chemical oxide formation is an
optional step depending on the process used. Next,
layer,

the metal

typically Co, is deposited, but a Co-Ti alloy can

also be used. The metal layer is then capped by a Ti or TiN
deposition, and this step is also optional. The wafer is
then processed using a rapid theirmal anneal

(RTA) to start
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the reaction between Si and Co. The RTA is followed by a
selective wet etch to remove the cap and excess Co. Finally,
the wafer is again processed using RTA for the complete
conversion to CoSiz-

p o ly -S i
S iN

d iluted H F d ip
(chem ical o x id e

S i-sub.

fo rm atio n)
pure C o o r C o -T i a llo y
Co

sputtering [~ 1 5 n m ]
CP (T iN cap sputtering)

%

1st step R T A
selective w et etching o f
m etal
2nd step R T A

Figure 1. Process flow for cobalt silicide Formation.
Reprinted with permission from IEEE ©1998. 10

There are several variations in the process stack, the
layering of materials used for cobalt silicide formation,
and in the process sequencing, which is the ordering of the
process steps. Typical stack materials include Co, T i , TiN,
and oxides. Some possible stack structures are Co only, Ti
cap on Co, TiN cap on Co, OME
TIME

(Ti mediated epitaxy)

(oxide mediated epitaxy), and

. Several process stack options

are illustrated in Figure 2.
OME and TIME stacks use oxide and Ti, respectively,

as

mediating layers between the Co and Si. The mediating layers
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slow the silicidation process and result in the formation of
epitaxial silicide layers. Although the TIME process allows
for epitaxial films,

it suffers from void formation and can

not be used to grow silicide layers less than 4 0nm thick®.
The TIME and OME stacks can also be combined with capping
layers of Ti or TiN. The capping layers are used to promote
uniformity and to prevent the oxidation of the silicon,
which can block silicidation. Silicides grown using a
bilayer stack,

such as a Ti or TiN cap, are p o l y 

crystalline .

TiN
Ti

Si

Si

Si

Si

Co
Only

TIME

Ti
Cap

TiN
Cap

Ti

Ti

TiN

Ti

SiO,

SiO,

Si

Si

Si

TIME w/
Ti Cap

OMEw/
Ti cap

OME w/
TiN cap

Figure 2. Various process stacks for cobalt silicide
formation.

The sequence of processing can also be as varied as the
process stacks. Process sequences include post-junction
silicidation

(PJS)^, implant through metal

implantation-silicidation-anneal

(ITM)®, and

(ISA)®. Other processes

include single-step silicidation and high temperature
cobalt deposition. These processing sequences can be
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(HT)

8
combined with any of the processing stacks described a b o v e ;
hence,

there are a large number of processes available for

the formation of CoSiz.
For PJS processing,

the silicide is formed on top of a

pre-existing p-n junction. This is the most common silicide
processing sequence^. In ITM processing,

the silicide is

grown before the junction is created. The dopants are
implanted through the silicide layer and then annealed to
form the junction.

ISA is similar to PJS processing,

except

that ISA includes an anneal after the silicidation of the
cobalt film®.

Junction Leakage Currents
Device realization with CoSiz shallow junctions is
plagued by large junction leakage currents®. Large leakage
currents occur randomly across a wafer and vary from wafer
to wafer^. Several factors that can affect junction leakage
currents are non-uniformity of the silicide interface^®;
silicide spikes in the junction®; and the formation of
voids^^. Processing parameters such as the annealing
temperature, annealing time, process stack, process
sequence, and materials used can influence the causes of
large junction leakage currents.
One possible process step that can reduce leakage
currents is a pre-deposition sputter clean using either
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argon or hydrogen. A short clean has several beneficial
effects on leakage characteristics, but a long sputter clean
can actually lead to degradation. This is presumably due to
the introduction of particles by the sputter clean
process^^. The effects of short and long sputter cleans are
presented in Figure 1 of the study presented by Q .Z . Hong et
al
Another method of improving junction leakage is by
implementing a high temperature

(HT) RTP step. A HT RTP step

reduces leakage, but it also results in an increase of
source/drain resistance. The leakage current characteristics
of a HT Co deposition process are presented in Figure 9b in
the study by Q.Z. Hong et a l .

In the referenced figure,

the cumulative probability vs. leakage current plot showed
similar trends for the high and low temperature RTA s t e p s . A
HT Co deposition process could be used to decrease the
junction leakage currents without increasing the
source/drain resistance^^.
Implementing a TiN cap with the HT Co deposition
process results in leakage current outliers, data points
outside a statistical range of the distribution. A
comparison of the leakage current values for HT and LT Co,
with and without TiN caps is presented in Figure 12 in the
study by Q.Z. Hong et al. If the outliers are valid data
points, then it is obvious when comparing the distributions
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(HT no cap, HT capped), that a TiN cap is not needed for HT
Co deposition^^.
The order of the process steps (silicidation,
and anneal)

implant,

also has an effect on the leakage current

characteristics. Leakage current density vs. processing
temperature for the Post-Junction silicidation (PJS)
sequence is plotted in figure 3. The junctions of the PJS
samples were activated by anneals of 750°C, 900°C, and
1000°C prior to silicidation.

For this process,

leakage

current shows a dependence on the activation anneal
temperatures®. For PJS samples, a higher activation anneal
resulted in lower leakage for all process temperatures®.
This could be due to the higher activation anneal reducing
the number of defects in the substrate prior to
silicidation,

which reduces Co penetration into the

junction. The drawback to this process is that the high
activation temperatures deepen the junctions®.
Leakage current density is dependent on the annealing
temperature

(post-silicidation anneal)

for both the ISA and

ITM processes®. The leakage current characteristics as a
function of annealing temperature for ISA and ITM samples
after annealing are shown in figure 4. Samples were
silicided at 800°C {2^ RTA) .
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®1994
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Figure 4. Leakage Current dependence of ISA and
ITM samples on anneal temperature. Reproduced by permission
of The IEEE ®1994.^

Both processes yield samples with smaller leakage
current values with higher silicidation temperature, with
the ITM samples exhibiting better leakage current
characteristics compared to ISA s a m p l e s . The large leakage
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current in ISA samples is believed to be caused by deep trap
levels of Co. The Co moves into the junction by defect
enhanced diffusion during the silicidation process^.
Leakage current in CoSi 2 structures has been shown to
be dependent on the edge of the structure. Using an
experimental structure with a smaller silicided area foirmed
inside a larger junction area,

the effect of edge leakage

was studied^. The silicide edge was 2|j.m inside the junction
edge for the structure used. Junction leakage currents were
measured for both rectangular and serpentine structures.
Both types of structures were designed to have identical
areas and perimeters of 400|i,m and 1920pm respectively^. The
junction leakage currents of these structures are presented
in Figure 2 of the study by Chien-Hsiung et al.^
Figure 2 illustrates that the leakage current for the
serpentine structure is an order of magnitude larger than
the rectangular structure. From this result,

it is obvious

that the leakage current is not dependent on junction area
but on the edge

(perimeter)

to area ratios. This suggests

that the main source of leakage currents is the perimeter of
the silicide^.
The explanation for increased perimeter leakage
currents was obtained b y scrutinizing the silicidation
p r o c e s s . The first rapid thermal anneal causes the cobalt to
be completely consumed in areas away from the e d g e . This
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results in excess cobalt at the edge of the structure due to
cobalt deposition onto the field oxide and sidewall spacers.
Further annealing causes the excess cobalt to silicide
downward at the edge^. This unwanted silicidation at the
edge is responsible for high leakage currents at the
perimeter of the structure. This type of silicidation defect
is very localized and cannot be easily detected by scanning
electron microscopy

(SEMs)^.

One method for reducing edge leakage currents is to
incorporate a partial reaction process, which requires a
thick cobalt layer. After a partial reaction step
temperature R T A ) , a monosilicide

(CoSi)

(low

film has formed, and

a layer of unreacted cobalt remains on the entire surface of
the structure^. The presence of unreacted cobalt allows for
uniform silicidation at the center and edges of the
structure during the subsequent anneal. After the partial
silicidation step, the unreacted Co is removed by piranha
etch. A final anneal is used to convert the film to CoSi 2 .
The partial silicidation process results in the reduction of
perimeter leakage currents, but it also results in higher
CoSi 2 sheet resistance due to the lower anneal temperature.^
Data obtained by Chien-Hsiung Peng et a l . showed that
the partial reaction process exhibited lower leakage
currents than the single-step process

(650°C 3 0 s ) .^

Concentration depth profiles obtained using Auger electron
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spectroscopy^® showed that the silicide films were thicker
for a partial reaction process than for the single-step
p r o c e s s . It is believed that the thickness has an effect on
the leakage currents.^ Samples with deep junctions were also
processed with the partial silicidation and single step
processes. Both samples showed very low leakage,

and it was

concluded that the effect of edge leakage is not crucial for
deep j unct ions.^
A post silicide anneal can be used to reduce junction
leakage currents.^ The effects of increasing anneal time on
junction leakage is shown in Figure 5. A silicided sample
annealed at 800°C for 60 minutes had similar leakage
characteristics as an u n - silicided junction. Defect and
stress curing appear to be the dominant effects during post
silicide anneals, which reduces the leakage c u r r e n t s .^

Junction Spiking
Junction spiking is one known cause of junction leakage
currents.

Spiking has been observed using cross-sectional

transmission electron microscopy (TEMs) during silicidation.
A typical spike of a 10-20nm silicide film extends BOnm into
the junction and is 2-7nm thick with a rounded tip. An
energy dispersive X-ray spectrum (a tool which utilizes xrays to determine the chemical composition of a substance)
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analysis performed by Sukegawa et a l . showed that the spikes
are composed of cobalt. ®
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Figure 5. Arrhenius plot of junction current for silicided
and un-silicided samples versus post-silicide anneal
temperature. Reprinted with permission from IEEE ®2000.^

To determine the progression of spike formation,

TEM

images were taken during in-situ heating by Sukegawa et al.
The initial formation of the spike was not observed due to
the localization and rapid growth of the spike. The spikes
are believed to begin forming between 400-425°C during the
Co-Si reaction.

From the TEM images,

it was observed that as

the in-situ heating temperature increased,

the spikes

started to become s pher i c a l .^ The progression of a s p i k e 's
evolution to a spherical inclusion as in-situ temperature
increases is presented in Figure 6 in the study by Sukegawa
et al.®
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Si vacancies in the substrate are generated during
silicidation, and these vacancies enhance the local
diffusion of cobalt. The enhanced local diffusion of cobalt
is the likely cause of junction spike formation.

It was also

noted that defects from the implantation during junction
formation did not contribute to cobalt spike formation.®
Cobalt spikes are minimized during the 2“*^ RTA and
correspondingly,
decrease.

the junction leakage currents also

It was concluded that junction spikes are one of

the causes of junction leakage currents.®

Voids
Another source of junction leakage currents is voids,
which are pockets of vacant space that collect between the
silicide and the junction.

CoSiz formation induces void

generation at the edge of the field oxide, which causes
significant junction leakage. Voids are observed to form
during the 2°*^ RTA, which causes a rapid migration of Si to
the CoSiz layer.

SEM pictures of void formations during an

8 5 0 °C post-silicide anneal for 60 minutes and 90 minutes are
shov/n in Figure

6

.

As observed in Figure

6

, the void continues to form

after the silicidation has been completed. This suggests
that the driving force for void formation exists after
silicide formation and during the post silicidation
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anneal^^. The silicidation process generates numerous
vacancies within the Si substrate. The silicidation process
also results in a tensile stress in the CoSiz layer and a
compressive stress in the substrate and sidewall spacers.
Areas under tensile stress required less energy to form
vacancies than areas under compressive stress. Therefore,
during the post-silicide anneal, when vacancies were
motivated to diffuse due to thermal activation,

they

aggregated under the areas of tensile stress. This caused a
reduction in the tensile stress and in the total energy of
the system^^.
A numerical simulation of the morphology of void
evolution during a post-silicide anneal is shown in Figure
7. The figure illustrates the x and y dimensions of a
simulated void scaled by the minor axis, R, of the
approximated semiellipsoid.

The numerical simulation is

driven by the minimization of the internal free energy of
the system. The simulation shows that as time progresses
(t

represents arbitrary time values), the void will start to

become hemispherical.

It also shows that extremely long

voids will become discontinuous at long times and form two
hemispherical voids. The division of voids into two
distinctly discontinuous voids is preferred from an
electrical standpoint because of the reduction in
resistivity.
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:

Figure 5. Void formation at (a) 60 and (b) 90 minutes
Reproduced by permission of The American Institute of
Physics ®1999.^^
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Figure 7. Numerical simulation of void transformation
based on minimization of system free energy. Reproduced by
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Uniformity
The uniformity of the silicide layer affects the
junction leakage characteristics,
junction depth.

junction integrity and the

It is important to control the uniformity of

the layers for high performance devices. Silicide uniformity
can be improved by utilizing an epitaxial silicide layer.
The TIME

(Ti mediated epitaxy) process stack is one option

for growing epitaxial CoSiz^^. Incorporating a capping layer
such as Ti or TiN also improves film uniformity^^, but
results in poly-crystalline CoSiz layers. Other methods of
improving uniformity include eliminating native oxide before
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silicidation and employing a germanium amorphization implant
before s i l i c i dation^®'. Germanium amorphization implants
improve silicide unifoxmiity by allowing more uniform cobalt
diffusion along the small grain boundaries of the cobalt
silicide. Germanium implants are limited however due to
increased defects and increased sheet resistance on p+
diffusion areas.
While both the Ti and TiN cap processes provided better
uniformity than an uncapped process,

the Ti cap resulted in

better uniformity than the TiN cap^®. TEM images comparing
the uniformity of Ti and TiN capped process after a 3 0s,
5 5 0 °C anneal are presented in Figure 3 of the study by D.K.
Sohn et a l . The improved uniformity of the Ti cap process
was attributed to the formation of a CoTi layer between the
Ti cap and the silicide layer. The CoTi layer formed due to
the ability of Ti atoms from the Ti cap to diffuse into the
CoSiz l a y e r . T h e CoTi layer slows the Co-Si reaction and
resulted in an even silicidation. On the contrary, very few
Ti atoms can diffuse into the Co layer from the TiN cap due
to the bonding of the TiN. The CoTi phase was not observed
in TiN capped samples, and the samples showed less
uniformity than Ti capped samples.^®
The roughness of initially used layers does not
necessarily prevent the formation of smooth silicide
interfaces^. The values of roughness for as-deposited layers
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used in a silicide process are shown in Figure

8

. None of

the as-deposited layers showed unacceptable initial
roughness, and note that the substrate is the smoothest
layer. The RMS

(root mean squared)

different processing sequences

roughness for three

(ITM, PJS, and ISA)

is shown

in Figure 9. The samples shown used an OME stack with a TiN
cap and received a BF 2 implant.

It was observed from Figure

9 that the ITM samples showed better uniformity than the PJS
and ISA s a m p l e s . B y siliciding first,

the silicidation

takes place on a very smooth silicon surface resulting in a
uniform silicide. For ISA and PJS,

the silicidation takes

place after the implant, which damages the silicon surface.

p 0.30

3.0
a RMS

max

CO

g 0.25-

X

T8N
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S
^ 0.15 ■
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Figure 8 . Initial roughness of as-deposited layers
used in CoSiz formation. Reproduced by permission of The
Electrochemical Society ®2000.^
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A comparison of the rms roughness for different process
stacks: Ti capped, TIME with Ti cap, OME with Ti cap, and
OME with TiN cap is shown in Figure 10. The ITM sequence was
used on the samples in this study because it resulted in the
least RMS roughness. From Figure 10, it is observed that the
OME stack with a Ti cap resulted in the best silicide
uniformity before and after implantation.

The OME stack is

known to grow highly uniform epitaxial silicides,

and Ti

caps have been shown to improve silicide uniformity. Oxide
mediated epitaxy processing can be used with a Ti cap
processed w ith ITM sec[uencing to obtain very uniform
silicide films.
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Figure 10. RMS roughness of various process stacks (a)
before implantation and (b) after implantation. Reproduced
by permission of The Electrochemical Society ®2000.'‘

A Co-Ti alloy process

(10-20% atomic weight)

can also

be utilized to improve uniformity. The Co-Ti alloy is used
to deoxidize native oxide on the silicon surface, which can
cause rough interfaces and junction leakage. Extremely
uniform epitaxial CoSia layers can be grown with a Co-Ti
process. The interfacial roughness of the Co-Ti stack was
only a third of the roughness of a pure Co process.
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images of the silicide interfaces of Co and Co-Ti processes
are presented in Figure 11. The drawback to the Co-Ti alloy
was that it required higher processing temperatures to
achieve minimum sheet resistivity.

The dependence of sheet

resistivities on temperature for pure Co and a Co-Ti alloy
on bare silicon wafers is shown in Figure 12.

(a) pure Co

(b) Co-Ti alloy

Figure 11. TEM comparison of uniformity of (a) a pure Co
and (b) a Co-Ti alloy process. Reprinted with permission
from IEEE ®1998.^°

100

100
o*

CL

400 500 600 700 800 900

Temperature TCI
(a) pure Co

400 500 600 700 800 900

Temperature fC]
(b) Co-Ti alloy

Figure 12. Sheet resistance of (a) a pure Co and (b) a Co-Ti
process. Reprinted with permission from IEEE ®1998.^°
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The minimum resistivities on the graphs in Figure 12
represent the final transformation of Co to CoSi 2 - A n X-ray
analysis

( 2 0

vs. intensity)

of samples processed using pure

Co and Co-Ti alloy is shown in Figure 13. For the Co only
process,

the CoSi phase disappeared above 750°C indicating

that the conversion to CoSi 2 had been completed. This also
corresponds to the minimum resistivity plot for pure Co in
Figure 12. For the Co-Ti alloy,

the CoSi phase was still

present at 7 5 0 °C. The final transformation was completed at
850°C.
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A post-silicidation anneal also improves uniîormiey ©£

the CoSin/si interface.

The s i lic id e interface was observed

to be smoother with prolonged post silicidation annealing,
but agglomeration

(described in the next section)

of the

film imposed an upper limit on the thermal budget

(total

heat c ycl ing available before thermal stresses become too
severe)

of the process.

Agglom era tion
A gg lo me r a t i o n is a thermal defect associated with
si l i c i d e

films.

agglomeration,
resistance.

High temperature© cause thermal grooving and
which in turn leads to increased sheet

Therefore,

sheet resis tan ce can be used as a

m e a s u r e of a g g l o m e r a t i o n .

A g g l o m e r a t i o n causes the Coglg to

r e- cr ys t a l l i z e along grain boundaries of poly=silicon and
react w i t h the gate o x i d e . This causes degrada tion of the
o xi de and hence makes it a re li ab ilit y issue.
The use of a nitrogen implant is one technique proposed
to re du ce the effects of agglomeration.
N 2 + implants showed lower sheet

Films that

received

resistance at higher anneal

temperatures.^'* The sheet resistances of several samples for

increasing anneal temperatures are shown in Figure 14.
Nitrogen implantation reduced agglomeration,

but increasing

Na dose can also result in increased sheet resistance.*'*
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Using a Ti cap can also help to reduce the effects of
agglomeration.*'^ The secondary ion mass spectroscopy (SIMS)
profiles of Ti concentration into CoSi 2 due to diffusion for
a Ti and TiN capped process are shown in Figure 15. SIMS is
a destructive measurement tool that determines the amount of
impurities,

or dopants,

in a solid by sputtering the

material and analyzing the ionized atoms with a mass
spectrometer.

It is evident that for a Ti cap process,

there is a higher concentration of Ti atoms in the CoSi 2
layer. The Ti atoms diffuse into the grain boundaries of the
silicide layer and close the fast diffusion paths. This
results in the retardation of the agglomeration process.*"^
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Figure 15. SIMS profile of Ti diffusion into CoSi 2 for Ti
and TiN capped processes. Reproduced by permission of The
American Institute of Physics ®1998.*'^

Resistance
Processing stacks and techniques have an effect on the
resistance properties of the CoSi 2 films. Resistance
properties in electronic materials are measured using sheet
resistance,

which is expressed as a dimensionless value

(ohms/square) by dividing the resistance by an equal
length/width. This allows for easy resistance comparisons
between structures of differing materials and geometry's. A
comparison of the dependence of sheet resistance
(ohms/square)

on linewidth (0.25 pm to 1.0pm), where

linewidth is the physical width of the feature,

for Ti and

TiN capped processes is shown in Figure 16. Maex et al.
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observed that the sheet resistances of the Ti capped samples
were independent of linewidth. No linewidth dependence is
obseirved on poly-silicon runners for Ti capped samples down
to 0.125pm. On the contrary,

the TiN capped samples showed a

distinct linewidth dependence below
(RTAl)

1

®*^ rapid thermal anneal

temperatures of 5 5 0 °C.^ The observed linewidth

dependence may be due to an inability of Co to convert
completely to CoSia- Despite the linewidth dependence of
sheet resistance in the TiN process,

the TiN process can be

used to lower the gate resistance for linewidth dimensions
less than 0.065 pm^.^
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Figure 16. Linewidth dependence of a TiN and Ti capped
process for various RTA temperatures. Reproduced by
permission of The IEEE ® 1 9 9 9 .^
RTAl Temperature

The sheet resistance for Ti and TiN capped samples is
also dependent on the rapid thermal anneal temperatures. The
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sheet resistances of Ti- and TiN-capped samples vs. RTA
temperatures are shown in Figure 17. In Figure 17, the sheet
resistance is presented as measured after the 1®*^ RTA step
(RTAl) as a function of the 1^^ RTA temperature. The sheet
resistance is again plotted as a function of RTAl
temperature after the 2"*^ RTA
seconds)

(RTA2) step

(750°C for 3 0

has been completed. The RTAl temperature controlled

how much Co is converted to CoSi, and the RTA2 temperature
controlled the final conversion to CoSia- This
transformation between phases is what controls the sheet
resistance of the silicide film.
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Figure 17. Rg versus 1®*^ RTA temperature for Ti and TiN
capped processes after (a) 1®*^ RTA and (b) 2°^ RTA.
Reproduced b y permission of The American Institute of
Physics ®1998.^^
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For the TiN capped process, the sheet resistance was
constant up to 500°C and drops significantly at temperatures
above 550°C. For the Ti-capped process, a higher processing
temperature of 600°C was required to lower the sheet
resistance. One study also showed that the sheet resistance
of a 15nm Ti capped sample was 30% higher than a 25nm TiN
p r o c e s s . T h e Ti-capped sample had a thinner silicide film
due to the diffusion of Ti atoms into the silicide, which
slowed the reaction. This difference in thickness between
the Ti-capped and TiN-capped processes accounted for the
variation in the sheet resistance of the samples.
The use of a high temperature Co deposition has
been observed to decrease the sheet resistance of the
silicide. As the substrate temperature was increased,

there

was a corresponding decrease in sheet resistance. A vacuum
anneal can be used in conjunction with the high temperature
Co sputtering to minimize linewidth dependence down to
0.15|J.m.^^ The linewidth dependence of a high temperature Co
deposition process
anneal

(300°C and 450°C) with an in-situ vacuum

(5 minutes at 450°C)

is shown in Figure 18.

The sheet resistance of CoSi 2 was reduced as the vacuum
annealing time was increased. The study b y K. Inoue et al.
showed that the majority of the improvement occurred in the
first 5 m i n u t e s . A f t e r the in-situ vacuum anneal, no
unreacted Co was observed in TEM images. This suggested that
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more CoSi or Co 2 Si was initially formed, which resulted in
the formation of increased amounts of CoSiz. The high
temperature Co deposition process is suited for shallow
junction applications because it allows for the growth of
thin CoSi 2 films with low resistivity

15

10

-|— ^ASO^c:
..i

J

-t-vacuum an n ea l
(5 m In.)

i

i

_i

s

\

;

CO io‘

5__? i-L

0.1

4-v a c u u m anneal _
(Smin.)
I - i___i__i_L_

0.1

Wpoly

w p o ly (i-ino)

(fx m )

io
—

P-P^Wfustoin layer

per:

T" Î «

:N^SfftJs'iori layer
^

&

-T-r-?---- —

—

i
aO)io’
ce

«5ID *
oo

CO

--j-“- Î

f 4-

* ;

!4 4 Ê4 S O - C
' '.i-vacuum anneal

!| j

iio0-1

f

1

Wdîff

I
I

Q>

,

CO
10

I I In

t-vacuum anneal
(5min.)

io‘
0.1

W diff CMrn)
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deposition with a 5 minute vacuum anneal. Reproduced by
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For a TiN process,

the sheet resistance increased as

the 1®*^ RTA temperatures increased above 400C°C due to the
formation of CoSi. At temperatures between 4 6 0 °C and 560°C
the sheet resistance became constant. As the RTA temperature
exceeded 580°C, resistivity decreased as the final
transformation to CoSi 2 began. At temperatures above 600°C,

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

33
the resistance remained constant as the transition was
completed.® This dependence of sheet resistance on the
process temperature

(1®*^ RTA) represented the transitions of

the Co to CoSiz. At 400°C Co began to react with silicon to
form CoSi or CozSi, which caused an increase in the sheet
resistance. At 4 5 0 °C, the Co has been consumed and CozSi
transitions to CoSi, which results in a constant sheet
resistance. At 5 5 0 °C, CoSi began to transition to CoSiz.
which explained the drop in sheet resistance. At 60 0 °C the
reaction was completed. The change in sheet resistance as a
function of processing temperature is presented in Figure 4
from the study by W.S. Yoo et al.

Thermal Stability
The thermal stability of the silicide film is important
because of the high temperatures used during the rest of the
processing of the wafer.

If the thermal stability is weak,

there will be a degradation of the film during the high
temperature processing steps. The use of a Ti cap improves
the thermal stability of CoSiz. No degradation was observed
for a Ti capped silicide down to 0.15 jo.m after a 30 minutes
850°C heat t r eatment.

The sheet resistances of TiN and Ti

capped silicides after the heat treatment are shown as a
cumulative percent plot in Figure 19. Cumulative percent
plots show the percentage of data points

(y-axis)
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below a particular value

(x-axis) . The TiN capped silicides

showed less uniformity and higher sheet resistance after the
heat t r e a t m e n t .

The degradation of the TiN capped sample

relates to the issue of agglomeration. No Ti diffused into
the silicide to prevent the agglomeration of the silicide.
This caused the sheet resistance to increase after high
temperature processing.

«
^

40
0.15
n+-gate
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1

10

100

Sheet R esistanee (ohm s/sq.)
Figure 19. Cumulative percent plot of sheet resistance of Ti
and TiN capped processes after a 3 0 -minute 850 °C heat
treatment. Reproduced by permission of The American
Institute of Physics ®1998.^®

Epitaxial layers provide very good thermal stability
due to the lack of grain boundaries and can be used in
applications that require high temperature processing.®
Processes such as TIME, OME and the Co-Ti alloy processes
can be used to grow epitaxial silicide l ayers.
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Ambient Effects
The formation of CoSiz can be adversely affected by the
ambient environment in which it is grown. Some CoSiz
processes, OME for example, are extremely sensitive to the
presence of oxygen and moisture. The 1®*^ RTA is the most
critical step with respect to ambient contamination because
of the initial formation of CozSi during this step.
The presence of a thin native oxide can inhibit and
even prevent the formation of cobalt silicide. Oxygen or
moisture contamination can drive the native oxide to become
thicker during the silicidation process. Eventually the SiOz
film will become thick enough to block the diffusion of
cobalt, which is essential for cobalt silicidation.

If

cobalt can not diffuse into Si due to the increasing
thickness of the SiOz, silicidation can eventually get
completely halted.®
Because of the effects of oxidation,

attempts to form

silicides using conventional furnaces have failed. RTF
systems, however, provide cold loading of wafers, which
minimizes oxidation before the silcidation.
system,

In a good RTF

the wafer provides the largest source of Oz and

moisture contamination. Native oxides on the wafer can
release significant amounts of moisture, especially after an
HP clean.®
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The use of a Ti or TiN cap can reduce the effects of O 2
contamination. The O 2 concentration during an RTP cycle for
Ti and TiN capped processes is shown in Figure 20. The
contamination levels were shown to instantly drop when using
a Ti cap, but with a TiN cap, the levels were not reduced
until the end of the cycle. A Ti cap acts as an oxygen
scavenger, and can be used to minimize the effects of
external and wafer contamination. A Ti cap also plays a role
in reducing Si 0 2 during silicidation. ^ Both Ti and TiN caps
block O 2 contamination and result in the formation of high
quality poly-crystalline silicides.
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Figure 20. Oxygen contamination in RTP chamber for Ti and
TiN capped samples. Reproduced by permission of The IEEE
©1999.3
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Literature Survey Summary
There are several processing techniques available for
implementing a cobalt silic i d e . The processing steps can be
re-ordered and the process stack materials can also be
manipulated to vary the s i l i c i d e 's physical and microstructural characteristics. Junction leakage currents can be
affected by pre-silicidation cleans, post-silicidation
anneals,

cobalt deposition temperature and silicidation

temperatures. Junction spiking and void formation, presumed
causes of junction leakage currents,

are very dependent on

the processing temperatures and the mechanical stresses
present in the silicide. The uniformity of the silicide film
can be controlled by the stacking layers,
processing environment,

the ambient

and the processing sequence.

Agglomeration of the silicide can be reduced by using
epitaxial layers,

introducing a nitrogen implant, or by

using a Ti-cap. Sheet resistance and contact resistance are
also very dependent on processing temperatures. A summary of
processing techniques and the resulting effects is presented
in Table 1.
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Table 1. Summairy of processing techniques and the
effects on key characteristics.
Processing Uniformity Leakage
Sheet
Agglomérat ion
Technique
current
Resistance
Ti Cap
Improves
Higher than
Improves
over TiN
TiN
cap
TiM Cap
Improves
Linewidth
dependence
HT Co
Decreases Decreases
deposition
ITM
Improves
PJS
Decreases
Co-Ti alloy
Improves
High temp
to reduce
PostImproves
silicidation
anneal
OME
Improves - Decreases
Improves
Epitaxial
TIME
Improves - Decreases
Improves
Epitaxial
Sputter
Decreases
Clean
Nitrogen
Increases
Improves
implants
with dose
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CHAPTER 3

EXPERIMENTAL DESIGN
The purpose of this study is to investigate the process
window available for a TiN-capped CoSiz module for
manufacturing purposes. Although the use of a Ti-cap can
provide several benefits over a TiN-cap^''*'^^'^^, the Motorola
standard uses a TiN-cap, which will be used in this study.
Additionally,

the use of a Ti-cap presents difficulties when

trying to strip the capping layer and the unreacted cobalt.
The key steps investigated include the 1^^ rapid thermal
anneal

(RTAl), which initiates the silicidation,

used to remove excess TiN and Co, and the 2^^ RTA

the clean
(RTA2) ,

which completes the conversion of cobalt to the more stable,
less resistive CoSi 2 .
The processing variables investigated are the ramp rate
and temperature of the

RTA step, the time of the clean

during the TiN and cobalt removal, and the temperature of
the 2°*^ RTA step. The experimental cell combinations of the
design of experiments

(DOE) used are listed in Table 2. A

DOE is a statistical approach to defining an experiment in
order to obtain statistically sound data regarding the
output responses. The experimental cells within the DOE list
39
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the l e v e l s , or v a l u e s , of each of the variables and the
wafer numbers that these values are being applied t o . The
wafers were distributed randomly across the experimental
cells to minimize the effect of wafer to wafer variations.

Table 2. Design of experiment.
Split
RTAl
RTAl
Strip Time RTA2 Temp
(Min)
(°C)
Group
Ramp
Temp
(°C/s)
(°C)
5
1 0
A
420
700
30
B
5
420
900
1
0
5
480
900
C
5
30
700
D
480
25
1 0
900
E
420
30
F
25
420
700
25
480
1 0
700
G
30
H
25
480
900
15
15
810
I
450
(standard)

The DOE was designed using JMP software,
the SAS Institute I n c .

Wafer #

4,11,18
1,9,16
3,15,22
5,8,25
13,21,24
2, 17
7,12,14
20,23
6,10,19

distributed by

using a fractional factorial

approach with four factors and a center point. A fractional
factorial is one of several classic DOE techniques
available,

and is often used as a screening study to

determine the main factors for future experiments. A
fractional factorial design was selected to minimize the
number of cells required. With four two-level variables,
full factorial would require

2

a

“^ experimental cells, but

would provide information on all possible variable
interactions. A fractional factorial reduces the number of
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cells required, but by doing so, the effects of some of the
variable interactions become indistinguishable^^. Because
the fractional factorial cannot distinctly determine which
variable interactions uniquely affect the output responses,
it is necessary to use an aliasing sequence, which equates
specific variable interactions to each other.
Two-way interactions,

the interaction of two variables

with each other, must be selected as part of the design.
This pre-determines which experimental cells, or variable
combinations,

are required. The choice of two-way

interaction aliasing determines which of the 2“^ DOE cell
combinations will be used but does not have any effect on
the data collected. The aliasing structure for this
experiment is given as follows and corresponds to the
experimental cells listed in Table 2 :
RTAl Temp*RTAl Ramp = Strip Time*RTA2 Temp
RTAl Temp*Strip Time = RTAl Ramp* RTA2 Temp
RTAl Temp*RTA2 Temp = RTAl Ramp* Strip Time
Because the effects due to these two-way variable
interactions are indistinguishable,

they are equated such

that an assumed dominant interaction is paired with a less
likely interaction. For example,

it is suspected that the

interactions between RTAl temperature and RTAl ramp rate are
more likely to have an effect on the output responses than
the strip time and RTA2 temperature. Therefore, by equating
these specific variable interactions, any deviation
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attributed to these interactions through the DOE analysis
are assumed to be caused by the dominant interaction, RTAl
temperature and ramp rate. Details of D O E 's and fractional
factorials are found in reference 17.

Experimental Processing
This experimental study was conducted on a standard
0.25|j,m logic process technology using a dual gate transistor
structure. The key features of this technology are : trench
isolation; retrograde wel l s ; 50 Â gate oxides ; 2000 Â p o l y 
silicon gates; 600 Â nitride spacers ; cobalt silicidation;
and local interconnects

(LI). Trench isolation is achieved

b y etching a trench into the silicon substrate and back
filling with a dielectric material using chemical vapor
deposition

(CVD). Trench isolation is utilized to improve

intra-well isolation,

inter-well isolation, and field

threshold voltages, while maintaining low costs. Local
interconnects are employed to improve the metal routing
efficiency and the size of the embedded static random access
memory

(SRAM) cells. LI bars can be formed from silicide and

are used to provide a direct connection between poly-silicon
and diffusion areas, eliminating the need for large area
contacts.
Before the Co deposition,

the wafers were cleaned with

an HP based wet solution to remove the native oxide. The Co
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deposition (lOOÂ) was performed after the wet clean
according to the experimental s p l i t s . The Co layer was
capped with a 15nm TiN layer. The wafers were annealed in
RTAl to begin the silicidation. The excess TiN and Co were
removed using an H 2 SO 4 /H 2 O based solution administered at
various times. A 2“*^ RTA completed the silicidation of the
CoSi 2 film. Processing of the wafers is then completed using
the Motorola Inc. standard CMOS backend,

three-layer metal

process.

Test Structures
Breakdown voltage parameters were measured from a
nominal 25x0.28pm^ low-voltage transistor. A schematic
drawing of a nominal low voltage transistor is presented in
Figure 21. For drain to source measurements,
voltage

(BVDSS)

the breakdown

is defined as the voltage applied at the

drain terminal that results in 1.25nA/jj.m^ of leakage current
between the drain and source. For this test, the gate
voltage

(Vg) , substrate voltage

(Vsut) , and source voltage

(Vg) are set to ground voltage, while the drain voltage
is ramped

(V<j)

(staircase) until the specified drain current is

achieved. This measurement is conducted for both n- and pdoped devices. The breakdown voltage is also measured for n+
to p-well and p+ to n-well diodes. To measure this voltage.
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a pre-defined current is forced through the structure, and
the developing voltage is measured as the breakdown voltage.

Silicided Gate

Nitride Spacer

Silicided Source

Silicided Drain

Poly-silicon

Gate Oxide

n+/p+ Diffusion
region
P - substrate

Figure 21. Schematic Drawing of a standard low voltage
transistor used to measure output responses.

Drain-to-source saturation currents

(Idsat) were

measured on a 25x0.28(j.m^ nominal transistors and are
expressed as a current per width

(A/|im) . The saturation

currents were measured for both n- and p-channel devices.
The Idsac values were obtained by measuring the current
between the drain and source terminals, while the device was
operating in the saturated region : Vg=Vd=2 .5V and Vgub=Vs=OV.
Leakage currents from local interconnect

(LI) bars were

measured for n- and p-channel devices on a nominal
25x0.28pm^ transistor. The LI leakage currents are reported
in units of log of amps per jam (Log A/pim) . For LI leakage
current measurements,

the gate is grounded to turn the

device off, while 2.5V is applied to the drain of the
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transistor. The developing leakage currents are then
measured between the second poly-silicon layer and the LI
b a r s . This measurement is repeated for both short and long
LI b a r s . Long LI bars can be used to connect a block of
transistors,

like in an array of memory, while short LI bars

are often used for connecting a few transistors as in the
formation of logic gates. The layout of the test structures
for short and long LI bar leakage current measurements are
presented in Figures 22 and 23. As observed in Figure 22,
the short LI bar is used to connect single structures
crossing over active areas.

In Figure 23, however,

LI bar connects several structures,

the long

while traversing several

active areas.
Diode leakage currents of n+ diffusion to p-wells were
measured on the standard low-voltage transistor. The leakage
paths from the diffusion regions to the substrate can be
observed in Figure 21. The diode leakage current is defined
as the resulting leakage current between the n+ diffusion
area and the p-well substrate when 2.5V is applied across
the drain and source regions. The results are reported in
log of amps

(log A ) .
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i
1

Poly2

nitride

polyl

poly2

LI

cont

ml

plyl access

Figure 22. Test structure for short LI bar leakage current
measurements to the second poly-silicon layer (poly2 ) .
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p l y l access

r r r

n it r id e

p o ly l

p o ly 2

LI

cont

p l y l access

Figure 23. Test structure for long LI bar leakage current
measurements to the second poly-silicon layer (poly 2 ) .
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The effective length

(Leff) of the transistor gates were

measured for both n and p-channel devices,

and are made on

the standard 2 5x0.28pm nominal transistor. The test method
u sed is a common Leff measurement technique and a Motorola
standard that involves extracting Bo (Bo = KWeff/Leff is the
gain of the transistor,

K is a material constant and Leff and

Weff are the effective length and width of the transistor)
from a particular set of current-voltage curves. The Leff can
be obtained from a plot of l/Bo and compared to the drawn
Leff, an example of which is shown in Figure 24. The
effective gate length is then calculated as 1/B q divided by
the slope of the line.

Drawn

measure Leff.

The resistance of various contacts was measured on
0 .35x0 .35fo.m^ structures. Measurements were taken for the
metal 1 layer

(Ml) to n+ and p+ diffusion areas and for Ml

to n-doped poly-silicon

(NPLY)

and p-doped poly-silicon
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(PPLY). The measurements were taken on a contact chain, or
repeated element structure,

and hence,

the values are

expressed as ohms/number of contacts. Sheet resistance
measurements were also taken for the cobalt silicide. Four
sheet resistance meaurements were ta k e n : p+ and p+ diffusion
areas and NPLY and PPLY areas. The diffusion area
structures are lOxlOOpm^ and the poly-silicon structures are
0

.28xl00|j.m^.
Threshold voltages

(Vt) were obtained for n- and p-

channel devices on two different structure sizes : 25x0.28(J.m^
and 25x25|j.m^. The Vt measurement is a linear region
(operating region of the transistor)

measurement and was

obtained by applying 0.IV to the drain terminal of the
transistor, while sweeping the gate voltage
2 .5V and measuring the drain current
transconductance

(Vg) from 0 to

(I<j) . The maximum

(g^) was calculated from the slope of the

Id-Vg curve. The threshold voltage is then calculated from
the

X -

intercept on the Vg axis of a tangent line on the I<j-Vg

curve evaluated at maximum g^-
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CHAPTER 4

RESULTS AND DISCUSSION

Data Format
The resulting data from the output responses are
presented using plots generated using JMP software.

The

plots make use of mean diamonds and mean dots, quantile
boxes,

standard deviation bars, and error bars. The mean

diamond is used to illustrate the mean of the sample as well
as the 95% confidence interval using a diamond shape. Mean
dots also illustrate the mean of the sample by centering a
dot at the sample mean. The quantile box is a visual
representation of the distribution of the sample's data. The
quantile box shows the 25*^^' and 75*^^ quantiles as the end of
the quant ile box, and the 50*^^ quant ile, or median, as a
line inside the quant ile box. The 10*^^ and 90*^^ quantiles are
marked as lines below and above the quant ile box. The error
bars are placed one standard error above and below the
sample group mean and are illustrated by solid lines
extending from the mean dot. Similarly,

one standard

deviation above and below the sample is marked using a
dashed line. Below each JMP generated plot,

is a table

50
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listing the sample size, mean,

standard deviation, and

standard error, of each experimental split. A n example of a
JMP generated plot is provided in Figure 25.

90th quantile

Mean Diamon

75 quantile
50

■

30

-

confidence

a.

erw
bar ■

'standard
deviation

Mean
20

dot

-

25 quantile

10th quantile

Group

ft

Group C

Group B
Example Groups
(atauaiaspOwBiBit
UKl

Group A
Groq> B
Group C

Niofiei

to
to
10

j
Oeai

25.8000
27.4000
481000

SO Du

15.7818
200122
17.7514

SOSrUtai

40907
80284
5.8135

Figure 25. Example plot of formatting used to report output
response resu l t s .
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Threshold Voltages
The threshold voltages

(Vt) of the devices measured

showed negligible deviations for most cases. The threshold
voltages of the 25x0.28{im^ p-channel devices are shown in
Figure 26. This Vt parameter was the only one that showed a
statistical difference among the experimental splits. In
particular,

splits B, C, E, and H exhibited a reduction in

the threshold voltage values of approximately 3 0mV.
Referring to Table 1, it is noted that these splits
correspond to the wafers processed at 90 0 “C during R T A 2 . The
shift in p-type threshold voltages can possibly be
attributed to the diffusion of the p-dopant, boron,

at the

high processing temperature.
It appears that the boron diffuses into the Si and
laterally, which makes the junction deeper and shortens the
transistor channel,

respectively. A shortening of the

channel for p-devices would allow those transistors to turn
on at a lower threshold voltage as observed previously in
Figure 26. The experimental data for threshold voltages of
25x0.28pm^ n-channel devices are shown in Figure 27. For the
n-type devices, no reduction in threshold voltage was
observed,

even for the high temperature RTA2 splits

E, and H ) .
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Figure 26. Threshold voltages of 25x0.28jJ.m p-channel devices
by experimental split.
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Figure 27. Threshold voltages of 25x0.28fitn n-channel devices
by experimental s p l i t .
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The intrinsic diffusion coefficient of boron in
silicon, D b^, and phosphorous in silicon, Dp^, at 900 °C is
3.2E'^° cm^/sec
cm^/sec

(activation energy of -3.46eV) and 1.23E'^°

(activation energy of -3.66eV.), respectively.^^

Boron diffuses as a negative atom,

and therefore can move

through interactions with neutral and positively charged
vacancies, while phosphorous diffusion is controlled by
interactions w ith neutral vacancies o n l y .

The activation

energy for boron diffusion is also lower than that of
phosphorous,

therefore, more boron atoms will be motivated

to move at 900 °C. The high RTA2 processing temperature and
the stress caused by the formation of the silicide
(generating numerous vacancies)
dopant, boron,

may be causing the p-

to diffuse faster than the n-dopant,

phosphorous. This conclusion seems to be supported by the
threshold voltage data

(Figures 26 and 27). For a repeatable

process and to meet design criteria,

it is undesirable to

have a large shift in threshold voltages. To avoid the
observed shift in the 25x0.28|i,m^ p-channel devices,

it would

be necessary to process below 900°C for R T A 2 .

Effective Gate Length
The effective gate lengths, Leff, of the p-channel
devices show a slight shift down for experimental splits B,
C, E, and H. A g a i n referring to table 1, it is evident that
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these splits were all processed at 900°C for R T A 2 . The Leff's
of p-channel devices for each experimental split are shown
in Figure 28.
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Figure 28. Effective gate length for p-channel devices by
experimental split.

The four 900°C RTA2 experimental splits showed
deviations of approximately 15nm (B,C) and 19nm (E,H). This
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shortening of the channel, or decrease in Lgff, correlates
with the model previously proposed for variations observed
in threshold voltages for p-channel devices. The Lgff for ptype devices is shortened due to the diffusion of boron
under the gate of the transistor. A schematic drawing
illustrating this shortening of the channel is presented in
Figure 29. Lgff data for p-channel devices supports the
theory that the diffusion of boron under the silicide^^ at
9 0 0 °C is greater than the diffusion of phosphorous^^. The
fact that no reductions are evident for Lgffg of n-type
devices is consistent with the m o d e l .

Silicided Gate
Silicided Source

p+ diffusion
region

Nitride Spacer
Silicided Drain

n-well
p - substrate

(a)
Silicided Gate
Silicided Source

p+ diffusion
region

Nitride Spacer
Silicided Drain

n-wel1
P - substrate

<b>
Figure 29. Lgff for (a) standard processing and
Lgff due to lateral diffusion of Boron.
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The shortening of the channel in p-devices can result
in increased saturated drain currents,

leakage currents,

and

non-constant saturation c urren t, Idsac^ with drain to source
v o l t a g e . The saturated drain to source currents per width of
p-type devices for various experimental splits are shown in
Figure 30. Saturated drain-to-source-currents, Idsac, of ptype transistors exhibited an increase for high temperature
processing during RTA2

(splits B, C, E, and H) . This

observation correlates well with the observation of smaller
p-channel Lgff 's for these splits. As Lgff decreases,

the

distance that carriers are required to traverse between the
source and drain regions decreases. This increases the
probability that the carriers will move successfully between
the source and drain resulting in more carriers moving
between the source and drain. This is directly seen as an
increase in Idsac Since the saturated drain current represents the amount
of drive current the transistor can supply, an increase in
Idsac is not necessarily a detrimental shift. Idsac can be
used as a screen to indicate that other parameters have also
shifted,

like effective gate length.

Idsac of n-channel

devices showed no deviations for the various experimental
splits related to no variations observed in Lgff's.
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Leakage Currents
Larger leakage currents to LI bars for higher RTA2
temperature splits for p-type transistors are observed in
Figure 31. This observation is also in agreement with the
reduction seen in Lgff and the increase seen in Idsat for ptype devices due to short channel effects. As Lgff decreases
there is a corresponding increase in Idsac- With more current
flowing,

it is more likely that carriers will find a leakage

path to the LI b a r s . This can be observed in the schematic
drawing of an LI bar presented in Figure 32. The LI leakage
current shows good correlation to decreasing Lgff, as shown
in Figure 33. No leakage effects in literature were tied to
high temperature processing,

but none of the references

reported leakage to local-interconnect structures.
Large leakage currents are undesirable for high
performance devices due to increased power consumption.
Therefore,

to avoid large leakage currents,

it is necessary

to keep the RTA2 temperature below 900°C.
The leakage currents

(log of A) of n+ diffusion to

p-well diodes for each split are shown in Figure 34. Diode
leakage currents from the drain/source regions to the
substrate are obseirved to be larger for splits D and G. This
result indicates that processing at 4 8 0 °C for RTAl and 700°C
for RTA2 caused an increase in diode l e akage.
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Figure 30. The saturated current from drain to source for pchannel devices by experimental split.
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Figure 34. Diode leakage current of n+ to p-well at the
field edge by experimental split.

The

RTA temperature controls the initial reaction

between cobalt and silicon during silicidation.® By
processing at 480°C during this step, more Si should be
consumed during the silicidation because the RTAl
temperature controls the reaction between cobalt and
silicon. RTA2 processing is used to convert phases of CoSi
to CoSi 2 - Thus, the thickness of the silicide is dependent
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not only on RTA2 temperature, but also on RTAl temperature.
Because the junction is formed prior to silicidation

(PJS),

increased consumption of Si during the silicidation process
actually consumes part of the junction resulting in a
shallower junction than the one formed. The shallow junction
can lead to increased diode leakage due to void formation or
junction spiking.
Based on this model,

all four splits processed at 48 0 °C

should have shown an increase in diode leakage currents.
However, only the lots processed at 70 0 °C for RTA2 showed
increased diode leakage. As obseirved in Figure 2 6

related to

threshold voltages, processing at 90 0 °C for RTA2 appears to
deepen the junctions of p-channel devices possibly due to
the fast diffusion of boron. The deepening of the junction
by boron diffusion may compensate for excess consumption of
Si and result in no net increase in junction depth. Thus,
there is no increase in the observed diode leakage. Since
large diode leakage is detrimental to the performance of
devices, the combination of silicidation temperatures

(RTAl

and RTA2) should be consistent with each other. RTAl
temperatures must be balanced with RTA2 temperatures to
prevent deviation in the junction depths and diode leakage
by controlling Si consumption and boron diffusion.
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Breakdown Voltages
The diode breakdown voltages of n+ to p-well and p+ to
n-well for various experimental splits are shown in Figures
35 and figure 3 6

respectively. The breakdown voltages for

the n+ diffusion to p-well and p+ diffusion to n-well diodes
showed a decrease in breakdown voltage for splits D and G.
This behavior correlates to processing at 480°C/700°C for
RTA1/RTA2,

and it also correlates well with the increase

observed in diode leakage curre n t s .
Splits D and G exhibited a shift of approximately 0.43V
and 0.74V,

respectively,

for the n+ to p-well diodes and

2.25V and 2.45V for the p+ to n-well diodes. The breakdown
of the material is constant and can be inversely related to
the length of the material and directly to the applied
voltage. As in the case of the diode breakdown voltage,
processing at 4 8 0 °C for RTAl during silicidation should
consume excess Si. Therefore,

the junction is shallower

except when the 2“*^ RTA temperature is 900°C. The shortening
of the junction depth is illustrated in Figure 37.
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Thus,

for the same breakdown electric field, shallower

junctions will require lower breakdown voltages. Therefore,
less voltage is required to breakdown the n-well region. A
similar effect occurs for the n+/p-well diodes,

except that

the junction depth does not change much due to the shorter
diffusion length of phosphorous

(n-dopant)

compared to boron

(p-dopant) under the s i l i c i d e . T h i s explains why the shift
in breakdown voltages for n+/p-well diodes is smaller than
the p+/n-well diodes. Reductions in breakdown voltages are
undesirable. Processing regions that result in smaller
breakdown voltages should be avoided.
The BVDSS voltages of 25x0.28|im^ p-channel devices are
shown in Figure 38. None of the four separate drain to
source breakdown voltage

(BVDSS) parameters measured showed

any significant shifts from the standard processing. The
distributions of data for each split are very wide, and no
statistical differences were observed between the means of
the splits. The lack of shift in BVDSS indicates that these
parameters are unaffected within the process window
investigated.

Sheet Resistance and Contact
Resistance
One of the m ain reasons for using a silicide film is to
improve the sheet resistance and contact resistance of the
devices. Therefore,

any improvement or degradation of the
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resistivity is very critical. The sheet resistances of n+/p+
diffusion areas and NPLY/PPLY lines as a function of RTAl
temperature are shown in Figures 39, 40, 41, and 42. A
degradation

(increase) was seen in sheet resistance for

splits processed at 4 2 0 “C during RTAl

(A,B,E and F ) .

However, no significant improvements from the standard were
observed for any of the splits,

including the high

temperature spl i t s . High sheet resistance at low RTA
temperatures was also observed by Sohn et a l .

and Maex et

al.3
When processing at 4 2 0 “C, less Si is consumed than when
processing at 4 8 0 °C for RTAl. Since less Si reacts with Co,
less final CoSi 2 results. A thinner silicide layer formed
during RTA2 results in an increase in sheet resistance, as
the sheet resistance is inversely proportional to the
thickness of the silicide.
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During the first RTA cycle in the temperature range of
400-500°C there are three reactions taking placeur
Co + Si —> CoSi
2Co + Si —>• Co 2 Si
CozSi + Si —>■ 2CoSi
The presence of these three phases of cobalt silicide was
previously determined through X-ray diffraction data by T.
Sukegawa et al.® The X-ray diffraction data for RTA
temperatures of 375°C to 475°C at 25°C intervals for 30
seconds is presented in Figure 7 in the study by T. Sukegawa
et al.® Figure 7 shows that the phases of CoSi and CogSi are
present within the material processed in this temperature
range. The activation energy for these reactions can be
determined by plotting the natural log of sheet resistance
vs. the inverse of temperature in Kelvin. The natural log of
n+ sheet resistance vs. the inverse of RTAl temperature is
shown in Figure 43.
The slope of this Ln Rg vs. l/T(K) plot is equal to
Eact/Ks, where Fact is the activation energy and Kb is
Boltzmann's constant

(Kg = 8.62E-5 e V / K ) . This calculation

was performed for n+ and p+ diffusion areas and NPLY and
PPLY lines at 700°C and 900°C for R T A 2 . The activation
energies for the CoSi and Co 2 Si reactions are presented in
Table 3.
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Figure 43. Natural log of n+ diffusion sheet resistance vs
inverse of RTAl temperature for RTA2 temperatures of 7 0 0 °C
and 900°C.

Table 3. Activation energies for RTAl silicide reactions for
(n+,p-i-,NPLY rPPLY).
Parameter
Slope (eV)
0 .063
Rs(N+) 700
Rs(N+) 900
0 . 1 0 2
0 .157
Rs(P+) 700
Rs(P+) 900
0.260
Rs (PPLY) 70 0
0 .131
Rs(PPLY) 900
0.219
Rs(NPLY) 700
0 .070
Rs(NPLY) 90 0
0 .126

The activation energies represent the energy required
for the reaction between silicon and cobalt for each type of
structure. Note that the energies for the p-doped
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diffusion and PPLY)

areas are higher

that of the n-doped regions

(0.63eV,

(0.102eV,

O.lSleV)

than

0.07eV). This is

possibly due to the interactions of the dopant species with
the silicide reactions. More studies are needed to further
study the effects of dopant type and concentration levels on
cobalt silicide activation energies during RTAl.
The contact resistance of a silicided structure is
greatly dependent on the sheet resistance of the silicide.
Contact resistance vs. sheet resistance for n+ diffusion, p+
diffusion, NPLY,

and PPLY structures, are presented in

Figures 44, 45, 46, and 47. The contact resistance is
measured on a chain of connected contacts. Therefore, the
data is normalized by the number of contacts in the chain
and is reported in ohms/contact.
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Due to the dependence of contact resistance on sheet
resistance,
(increase)

the contact resistances also show degradation
for splits processed at 4 2 0 °C for RTAl. The

contact resistance of Ml to n+ diffusion vs. RTAl
temperature is shown in Figure 48. These results are
consistent with the sheet resistance data of Figures 39, 40,
41, and 42. Thus,

the same model described presented for

sheet resistance holds.

Increases in sheet resistance and
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contact resistances are detrimental to high performance
devices; therefore,

■g

RTAl temperatures should be above 42 0 °C.
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Figure 48. Contact resistance of Ml to n+ diffusion
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Discussion
Data collected for key transistor parameters show that
there is a good process window for a TiN capped CoSi 2
module. Only two of the four process variables
RTA temperatures)

(1^^ and 2““^

were observed to have an effect on the
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transistor parameters. No dependence was evident for the
cobalt strip time or for the ramp rate of the

RTA. The

effects of RTAl and RTA2 temperature on the low voltage
transistor parameters are summarized in Table 4.

Table 4. Summary of output responses.
Transistor Parameter
RTAl
RTA2 Effect
Diode breakdown
480°C 700°C Decreased
voltage (N+/p-well)
breakdown voltage
Diode breakdown
480°C 700°C Decreased
breakdown voltage
voltage (P+/n-well)
Saturated drain
900°C Increased drive
currents (p-channel)
current
LI leakage (p-channel)
900°C Increased leakage
current
Diode leakage (N+/p4 8 0 “C 700°C Increased
well)
leakage current
Effective gate length
900°C Decreased gate
(p-channel)
length_________
Contact resistance
420°C
Increased contact
resistance
Sheet resistance
420°C
Increased sheet
resistance
Threshold voltage (p900°C Reduced threshold
channel)
voltage___________

+/-

N/A

Using a 1^^ RTA temperature of 4 2 0 °C results in large
sheet resistances and contact resistances, which is
detrimental to device performance. Additionally,

no benefits

were observed for processing at RTAl in other low voltage
transistor parameters. Therefore,

it is recommended that

processing temperatures should be above 4 2 0 °C for RTAl.
The degradation of leakage current observed for RTA2
temperatures of 900°C indicates that the CoSiz process needs

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

84
to be restricted to lower processing temperatures. Threshold
voltages were also adversely affected b y processing at RTA2
temperatures of 9 0 0 °C. However,
saturated drain currents,

the drive currents,

or

can be improved by processing at

90 0°C for R T A 2 . These tradeoffs must be taken into
consideration when deteirmining process windows,

although the

improvement in Idsat is likely not worth the larger leakage
currents and smaller threshold volta g e s .
The processing combination of 4 8 0 °C and 7 0 0 °C for the
1^^ and 2“'^ RTA resulted in reduced diode breakdown voltages.
This processing region also caused undesirable increases in
diode leakage. These negative responses indicate that RTAl
temperatures should be kept below 4 8 0 °C and RTA2
temperatures kept above 700°C.
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CHAPTER 5

CONCLUSIONS

Summary
The improvement to device characteristics achieved by
cobalt silicide,

CoSi 2 , has made silicidation prevalent in

modern integrated circuit

(IC) manufacturing. There are

several methods available for CoSi 2 processing,
various layer stacks and processing sequences,

including
both of which

can have an affect on key silicide characteristics.

For

example, a Ti cap can improve uniformity b y reducing native
oxides during silicidation, while implant-through-metal
(ITM) sequencing can also be used to grow extremely uniform
silicide films. This in turn improves leakage current
characteristics a n d sheet resistance,

thus,

improving

overall device p e r f o rmance.
This study investigated the process window available
for a TiN capped cobalt silicide and focused on four
silicide process variables:

1®*^ RTA temperature

(RTAl),

RTA ramp rate, wet etch removal time, and the 2°*^ RTA
temperature

(RTA2). The variables were implemented at two

levels each, high and low, and compared to the standard

85

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

86
Motorola,

Inc. process. The affects of these silicidation

variables on low voltage transistor parameters were
observed.
The temperatures of the two RTA steps were the only
variables that had an effect on the low voltage parameters.
The sheet resistance and contact resistance of silicided
diffusion areas

(n and p) and poly-silicon structures was

strongly dependent on RTAl temperature. As RTAl temperature
decreased to 4 2 0 °C, the sheet resistance and contact
resistance showed a corresponding increase. The high
temperature RTAl split,
resistances,

48 0 °C, showed some decrease in

but not significantly from the standard process

of 4 5 0 °C. The dependence of sheet resistance and contact
resistance on RTAl is due to the fact that the silicide
thickness is determined by how much cobalt and silicon react
during this step. Therefore,
silicide thickness,

the temperature controls the

which in turn is inversely related to

the resistance of the film.
The temperature of the 2^^^ RTA step strongly influenced
the p-type devices.
split,

Processing at the high temperature

900°C, caused a decrease in effective gate length and

threshold voltage, while causing an increase in saturated
drain currents and leakage currents in p-type devices. The
decrease in effective gate length is due to the movement and
activation of the p-dopant at high temperatures. The reduced
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gate length, causes increased saturated drain currents,
leakage currents,

and reduced threshold voltages.

The combination of non-standard RTAl and RTA2
temperatures also had an effect on some of the transistor
parameters.

Processing at high RTAl and low RTA2

temperatures resulted in decreased diode breakdown voltage
and increased diode leakage currents. The high RTAl
temperature causes a thicker silicide to be formed by
consuming excess silicon and causing a shallower junction.
If a high temperature RTA2 step is used the p - d o p a n t , boron,
will diffuse and cause the junction to deepen and compensate
for the excess consumption of silicon.
RTA2 processing,

For low temperature

the junction will remain shallow resulting

in reduced diode breakdown voltage and increased diode
leakage.

Recommendat ions
The TiN capped PJS process studied shows that some
consideration needs to be taken when deciding where in the
process window to operate.

Several parameters showed

dependence on the 1®*^ and 2“^^ RTA temperatures,

but no

dependence was observed for the ramp rate and cobalt strip
time.
Based on the data,

it is recommended that processing at

4 2 0 °C should be avoided due to the increase seen in both
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sheet resistance and contact resistance of several
structures.

Processing at 900°C for the 2°^ RTA is not

recommended because of the increases seen in junction
leakage currents. Processing at 4 8 0 °C and 700“C should be
avoided due to the reduction seen in diode breakdown
voltages and the increase seen in diode leakage currents.
The shift in p+ to n-well diode breakdown voltage is quite
significant and may result in inadequate performance for
some applications. Overall, no shifts seen in this study
would indicate that catastrophic failures would result from
processing in this window. The current data shows that the
current standard process parameters are the best place to
process within this window, but the targets can still be
optimized.
Future studies should include an analysis of the DOE to
determine the effects of two-way interactions. This would be
especially useful for the cobalt strip time and the 1^*^ RTA
ramp rate since no dependence was obsezrved for these two
factors independently. The DOE analysis would also include
desirability plots to determine the optimum processing
conditions to achieve a desired parameter value. A surface
response study could be used as a follow up to the DOE
analysis to optimize the processing targets.
Transmission electron microscopy

(TEM) can be used to

v iew cross-sections of silicided structures. This could be
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used to verify differences in silicide thickness between
high and low temperature RTAl splits. TEM's could also be
used to observe junction spiking or void formation.
A similar study can be performed using a Ti cap instead
of a TiN c a p . The current literature indicates that Ti
capping provides many benefits of TiN capping. A Ti capped
study could be compared to the TiN capped to determine if Ti
would provide better leakage currents,
contact resistance,

sheet resistance,

and breakdown voltages in the processing

window.
The effects of processing sequencing

(ITM/PJS/ISA)

can

be investigated with a similar study. Of particular interest
would be the formation of junction spikes and voids. Since
voids and spikes are formed by the presence of Si vacancies,
processing with PJS may result in the least amount of
spiking and void formation.
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A P P E N D IX

List of Nomenclature
1. )
2. )
3. )
4.)

5.)

6

.)

7. )
8

.)

9.)

10.)
11.)
12.)
13.)
14.)

Auger Electron Spectroscopy - A surface
characterization technique to study compositional
properties of materials.
Break down voltage — The voltage required to induce a
specific current across a junction.
Contact Resistance - The resistance found between the
connection of two separate layers, such as metal layer
contacts to poly-silicon layers.
ISA - Implantation, silicidation, anneal - a silicide
processing sequence where silicidation occurs after the
junction implants but before the junction anneal.
ITM - Implant through metal - a silicide processing
sequence where the junction is formed by implantation
and anneal after silicidation.
JMP software - A statistical software package
distributed by SAS I n c .
Linewidth - The width of feature sizes including metal
lines and poly-silicon gates.
Local Interconnects - A routing technique that uses a
silicide process to reduce contact resistance to
source/drain regions and poly-silicon gates. Local
interconnects also simplify routing patterns by
eliminating the need for an extra metal layer.
Motorola Inc. Standard CMOS Backend three layer metal
process - The standard process used by Motorola wafer
fabrication facilities to fabricate three metal layers.
The process uses Tungsten plugs as the via material and
uses chemical-mechanical polish for planarization.
NPLY - n-doped poly-silicon lines.
OME - Oxide mediated epitaxy - silicide process that
uses an oxide layer between silicon and cobalt.
PJS - Post-junction silicidation - processing sequence
where silicidation takes place after the junctions have
been formed.
PPLY - p-doped poly-silicon lines.
Process Window - the variation allowed in process
variables that allows for acceptable manufacturability
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15.) Retrograde wells - A process that uses retrograde wells
incorporates either an n-well within a larger p-well or
vice-versa.
16.) R T A - Rapid Thermal Anneal.
17. ) RTAl - 1^^ Rapid thermal anneal step of a two step
silicide process.
18. ) RTA2 - 2° Rapid thermal anneal step of a two step
silicide process.
19.) SEM - Scanning electron Microscopy - optical metrology
technique that involves recording electrons reflected
from a s a m p l e .
20.) Sheet resistance - a measure of the resistance of a
material that eliminates the aspect of dimension.
21.) SIMS - Secondary Ion Mass Spectroscopy — metrology
technique that determines the type and amount of atoms
in a sample.
22 -) TEM - transmission Electron Microscopy - optical
metrology technique that involves transmitting
electrons through a thin sa m p l e .
23.) Thermal budget - Amount of heat cycling available
during wafer processing before fatal defects are
formed.
24.) Threshold Voltage - Voltage required to invert the
channel of a CMOS device.
25.) TIME - Titanium mediated epitaxy - silicide process
that uses a titanium layer between silicon and cobalt.
26.) Trench Isolation - A well isolation technique that
involves etching a trench between wells and back
filling with a dielectric material.
27.) ULSI - Ultra large-scale integration.
28.) 0.25pm Process Technology - A CMOS process that has
standard gate lengths of 0.25mm.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

REFERENCES
1.)

L. Van de Hove et al. "A Self-Aligned Cobalt Silicide
Technology Using Rapid Thermal Processing" Journal of
Vacuum Science and Technology B. Vol. 6 (1358-13 63)
N o v . 1986.
2.) W. Kang et al. "The Leakage Current Improvement in an
Ultra-shallow Junction NMOS with Co Silicided Source
and Drain" IEEE Electron Device Letters Vol. 21 nl (911) Jan. 2000.
3.) K. Maex et. al "Self-Aligned CoSi2 for 0.18 mm and
below." IEEE Transactions on Electron Devices. Vol. 46.
(1545-1550) July 1999.
4.)
J. Hohaus et al. "Influence of BF 2 -Implantation on the
Roughness of Cobalt Silicide/Silicon Interfaces"
Electrochemical and Solid State Letters. V o l . 3 n3
(147-149) Jan. 2000.
5.) H.C. Cheng et al. "A Silicidation-Induced Process
Consideration for Forming Scale-Down Silicided
Junctions" IEEE Electron Device Letters. Vol. 15 n9
(342-344) Sep. 1994.
6 .)
R.T. Tung. "Oxide Mediated Epitaxy of CoSi 2 on Silicon"
Applied Physics Letters. Vol. 6 8 nlO (3461-3463) June
1996.
7.) C.H. Peng et al. "Edge Leakage of Cobalt Silicide
Shallow Junctions" Thin Solid Films. Vol. 308-309 (575579) 1997.
8 .)
W.S. Yoo et al. "Cobalt Silicide processing in a
susceptor-based LP-RTP system" Solid State Technology.
(125-132) July 1999.
9.) T. Sukegawa et al. "Transmission Electron Microscopy
Observation of CoSix Spikes in Si Substrates during Cosilicidation Process" Japan Journal of Applied Physics.
Vol. 36 (6244-6249) Oct. 1997.
10.) T. linuma et al. "Highly Uniform Heteroepitaxy of
Cobalt Silicide by Using Co-Ti Alloy for Sub-quarter
Micron Devices" 198 8 Symposium on VLSI Technology
Digest of Technical Papers (188-189) 1988.
11.) Y.C. Kim et al. "Effects of Cobalt Silicidation and
Postannealing on Void Defects at the Sidewall Spacer
Edge of Metal-Oxide-Silicon Filed Effect Transistors"
Applied Physics Letters.'V o l . 75 n9 (1270-1272) Aug.
1999 .

92

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

93

12.) Q.Z. Hong et al. "CoSiz wit h Low Diode Leakage and Low
Sheet Resistance at 0.065mm Gate Length" Semiconductor
Process and Device Center, TI inc.
13.) D.K. Sohn et al. "Formation of CoTi Barrier and
Increased Thermal Stability of CoSiz film in Ti Capped
-C o / S i (100) System" Applied Physics Letters. Vol. 73
n l 6 (2302-2304) Oct. 1998.
14.) W.T. Sun et al. "Suppression of Cobalt Silicide
Agglomeration Using Nitrogen (Nz+) Implantation" IEEE
Electron Device Letters. Vol. 19 n5 (163-166) M ay 1998.
15.) K. Inoue et al. "A New Cobalt Silicide Technology for
0.15mm CMOS Using High-Temperature Sputtering and InSitu Vacuum Annealing" IEDM 95-445 (18.1.1- 18.1.4)
1995 .
16.) D. Burnett et al. "Integration Challenges for HighDensity, High-Performance 0.25pm Embedded Flash
M e m o r i e s ." NVMTC, Motorola, Austin, TX. (59-61)
17.) S.R. Schmidt. "Understanding Industrial Designed
Experiments." Colorado Springs, Co. 4*^^ Air Academy
Press. 1996.
18.) S.M. SZE. "Physics of Semiconductor Devices." 2^^ ed.
New York, New York. Wiley and Sons. 1981.
19.) SAS Institute Inc. "JMP version 3.2.6" 1989-1999.
2 0.) D. K. Schroder. "Semiconductor Material and Device
Characterization." Nev/ York, New York. Wiley and Sons.
1990 .
21.) S. Wolf and R.N Tauber, " Silicon Processing for the
VLSI Era." Vol. 1, 2^^^ ed. Sunset Beach, Ca. Lattice
Press. 2000.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

P enuûsion ic Use C opyrighted M a te ria !
U n iversity o f b^evadz. Las Vegas

holder
o f copyrighted m atcriai entitled_

authored b y
and o rig in a lly published h r

hereby give perm ission for th e author to use the above described m aterial in to ta l o r in p a rt
fo r inclusion in a m aster’s thesis/doctoral dissertation at thé U n iv e rs ity o f N evad a, Las
V egas.

I also a g re e Ih ^ the author m a y execute the slandardam ntract w itfaU m xersity M ic ro S lm s ,
In c . fo r m ic ro fo rm reproduction o f the: com pleted dissertation, includh|g th e m aterials to
w h ich I hold co p yrig h t

c Q / '^ô
Signature

UJ((ham

l

/ O f

D ate

J

r.

-

N am e (ty p ed )

.^ is lle c J 'u a I

'roper'^^

R epresenting

94

Reproduced with permission o f the copyright owner. Further reproduction prohibited without permission.

T itle

V IA F A X : 4 8 0 - 814 -543 0
23 February 2001
M r D onovan A lld red g e
U n iv e rs ity o f N evada - Las Vegas
c/o M o to ro la In c .
D e a r M r A lld red g e,
T h is is fu rth er to yo u r request fo r perm ission to use m aterial fro m A m erican Institu te o f
Physics' publications.
Perm ission is hereby granted fo r one tim e reproduction — as per the requirem ents
indicated b elo w — o f figures fro m th e follow ing;
Dong Kyun Sohn et al. “Fonnaiion o f CoTI barrier and increased thermal stability o f CoSiz
film in T i capped Co/Si(100) system ’'. A p p lie d Physics L ette rs 73(16), 1998, pp 2302-2304
Yeong-Cheol K im et al, “Effects o f cobalt silicidation and post-annealing on void defects at
the sidewall spacer edge o f roctal-oxide-silicott field effect transistors” . A p p lie d P hysics Letters
75(9), 1999,pp 1270-1272

to be reproduced in yo u r M aster’s Thesis, to be published b y U n iv e rs ity o f N evad a - Las
Vegas. I t is understood that the thesis w ü l be m icro film ed b y U n iv e rs ity M ic ro film s and
single copies supplied upon demand.
[X ] I . T h e fo llo w in g credit lin e m ust appear in a ll copies (please f ill in the inform ation
in d icated b y C A P IT A L L E T T E R S ); Reprinted w ith perm ission from F U L L
C IT A T IO N . C opyright Y E A R , A m erican Listitu te o f Physics.
[X ] 2 . N O T E : T h is perm ission does n o t apply to figures, tables o r other m aterials
credited to sources other than the copyright holder.
[X ] 3. O btain th e A uthor's perm ission to use the m aterial. T h e author's address can
be obtained fr'om the article.
[ ] 4 . A n in vo ice fo r perm issions fe e (n et 30 days) o f $0 w ill fo llo w . Please m ake
check payable to A m erican In stitu te o f Physics. Please note: Perm ission is not
v a lid u n til paym ent is received.
T h an k yo u fo r requesting perm ission to use m aterials copyrighted b y A m erican Institute
o f Physics. Please do not hesitate to contact us should you have any further questions.

L Perlm an

95

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

Permission to Use C opyrighted M a te ria l
U niversity o f Nevada, Las Vegas

L

howcr

t r le c f f r a c h e f r L c g ^ l
P f?C ^

ofcopYtightedm aterialentitled

authored b y

—

O '’

and o rig in ally published in

U fZ o d ^ ^
^

_______________

^

(^=h

^

hereby give perm ission fo r the author to use the above described m aterial in to tal o r in part
fo r inclusion in a m aster’s thesis/doctoral dissertation at the U n iv e rs ity o f N evada, Las

Vegas, f ’fe a se .

'-7%€

û-ndit/,c f'tzt.

auT^c^r-s

Jétfjid

I also agree th at th e author m ay execute Üie stanoaru. contract w ith U n iv e rs ity M icro film s,

/.

In c . for m icroform reproduction o f the completed dissertation, including t ^ m aterials to
_

^

w hich I hold c o p y r i g h t - S T ^

p e m / ' s s / ' a n ^ d-f^

Signature

/

D ate

2

Mâ^Y

>/<e-

g ’/ -

r > a E a-c^

N am e (typed)

T itle

-'d~/f^ez.£^crfsactt^/cyfz,. s:ô c/£ 7 y
Representing

96

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

/û/us

V IT A

Graduate College
University of Nevada, Las Vegas
Donovan Lee Alldredge
Home Address :
7 07 E. Linda Ln
Chandler, AZ 85225
Degrees :
Bachelor of Science, Electrical Engineering,
University of Nevada, Las Vegas

1998

HONORS :
Golden Key National Honor Society
Phi Kappa Phi National Honor Society
Association of Old Crows Engineering Scholarship
DOE EPSCOR Young Scholars Program
UNLV Alumni Graduate Scholarship
UNLV Summer Session Scholarship
Edwin Wiegand Science and Technology Scholarship
Mary Dougherty Honors Scholarship
Mitzi and Johnny Hughes Honors Scholarship
Organizations :
IEEE
Tau Beta Pi
Graduate Student Association Representative
Thesis Title : Cobalt Silicide Characterization
Thesis Examination Committee :
Chairperson, Dr. Rama Venkat, Ph.D.
Committee Member, Dr. Robert Schill, Jr., Ph.D.
Committee Member, Dr. Linda Sapochak, Ph.D.
Committee Member, Mr. Paul Grosch, Motorola Inc.

97

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

